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Abstract: For real-time monitoring of natural disasters, such as fire, volcano, flood,
landslide, and coastal inundation, highly-accurate georeferenced remotely sensed imagery is
needed. Georeferenced imagery can be fused with geographic spatial data sets to provide
geographic coordinates and positing for regions of interest. This paper proposes an on-board
georeferencing method for remotely sensed imagery, which contains five modules: input data,
coordinate transformation, bilinear interpolation, and output data. The experimental results
demonstrate multiple benefits of the proposed method: (1) the computation speed using the proposed
algorithm is 8 times faster than that using PC computer; (2) the resources of the field programmable
gate array (FPGA) can meet the requirements of design. In the coordinate transformation scheme,
250,656 LUTs, 499,268 registers, and 388 DSP48s are used. Furthermore, 27,218 LUTs, 45,823 registers,
456 RAM/FIFO, and 267 DSP48s are used in the bilinear interpolation module; (3) the values of root
mean square errors (RMSEs) are less than one pixel, and the other statistics, such as maximum error,
minimum error, and mean error are less than one pixel; (4) the gray values of the georeferenced image
when implemented using FPGA have the same accuracy as those implemented using MATLAB
and Visual studio (C++), and have a very close accuracy implemented using ENVI software;
and (5) the on-chip power consumption is 0.659 W. Therefore, it can be concluded that the proposed
georeferencing method implemented using FPGA with second-order polynomial model and bilinear
interpolation algorithm can achieve real-time geographic referencing for remotely sensed imagery.
Keywords: georeferencing; second-order polynomial equation; bilinear interpolation; the field
programmable gate array (FPGA)
1. Introduction
With the advancement of technological, remote sensing (RS) images are becoming more widely
used in natural disasters monitoring and positioning [1–3]. They are required to rapidly produce highly
accurate georeferenced image. However, the processing speed of the traditional methods for indirect
georeferencing of RS images cannot to meet the timeliness requirements [4–9]. Therefore, it would be
highly desirable to develop a rapid, inexpensive technique to implement an on-board georeferencing.
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This paper proposes a georeferencing method based onfield programmable gate arrays (FPGAs)
with the optimized second-order polynomial equation and bilinear interpolation scheme.
Georeferencing is a key step in geometric correction which aims to establish the relationship
between image coordinates and ground coordinates through various function, such as collinearity
equation models (CEM), polynomial function models (PFM), rational function models (RFM),
and direct linear transformation models (DLT) [10–15]. However, these traditional algorithms were
developed for serial instruction systems based on personal computers (PC). As such, these systems
hardly meet response time demands of time-critical disasters [5].
To solve the limitation of the speed of RS images processing, many researchers proposed
effective alternative processing methods. High-performance computing (HPC) was widely used
in RS data processing system. Cluster computing has already offered access to greatly increased
computational power at a low cost in a few hyperspectral imaging applications [16–18].
Although the algorithms of RS data processing generally map quite nicely to multi-processor systems
composed of clusters or networks of CPUs, these systems are usually expensive and difficult to
adapt to the on-board RS data processing scenarios. For these reasons, the specialized integrated
hardware devices of low weight and low power consumption are essential to reduce mission payload
and obtain analysis results in real-time. FPGAs and graphics processing units (GPUs) exhibit good
potential to allow for on-board real-time analysis of RS data. Fang et al. [19] presented near
real-time approach for CPU/GPU based preprocessing of ZY-3 satellite images. Van et al. [20]
proposed a new method to generate undistorted images by implementing the required distortion
correction algorithm on a commercial GPU. Thomas et al. [21] described the georeferencing of
an airborne hyperspectral imaging system based on pushbroom scanning. Reguera et al. [22]
presented a method for real-time geo-correction of images from airborne pushbroom sensors using
the hardware acceleration and parallel computing characteristics of modern GPU. López-Fandiño
et al. [23] proposed a parallel function with GPU to accelerate the extreme learning machine (ELM)
algorithm which is performed on RS data for land cover applications and achieved competitive
accuracy results. Lu et al. [24] mapped the fusion method of RS images to GPU. The result shown
that the image fusion speed based on GPU was much quicker than that based on CPU when
the image size was getting bigger. Now, the use of GPUs to accelerate RS processing has resulted
in further related research achievements. However, most parallel processing methods based on
GPU multitasking are not alone capable of surmounting the shortcomings of serial instrument
methods [25,26]. Additionally, FPGAs exhibit lower power dissipation figures than GPUs [27].
FPGAs have been consolidated as the standard choice for on-board RS data processing due to
their smaller size, weight, and power consumption when compared to other HPC systems [27–32].
Zhou et al. [28] presented the concept of the “on-board processing system”. Huang et al. [29]
proposed an FPGA architecture that consisted of corner detection, corner matching, outlier rejection,
and sub-pixel precision localization. Pakartipangi et al. [30] analyzed the camera array on-board
data handling using an FPGA for nano-satellite application. Huang et al. [31] proposed a new
FPGA architecture that considered the reuse of sub-image data. Yu et al. [32] presented a new on-board
image compression system architecture for future disaster monitoring by low-earth-orbit (LEO)
satellites. Zhou et al. [5] proposed an on-board ortho-rectification for remote sensing images based on
an FPGA. Qi et al. [7] presented an FPGA and digital singnal processor (DSP) co-processing system
for an optical RS images preprocessing algorithm. Long et al. [33] focused on an automatic matching
technique for the specific task of georeferencing RS images and presented a technical frame to match
large RS images efficiently using the prior geometric information of the images. Williams et al. [34]
discussed the design and implementation of a real-time cloud detection system for on-board RS
platform. González et al. [35] presented an N-finder (N-FINDR) algorithm implementation using
FPGA for hyperspectral image analysis.
This paper presents an on-board georeferencing scheme using FPGA for remote sensing images.
By decomposing the georeferencing algorithm, the proposed georeferencing platform integrates
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three modules: a data memory, coordinate transformation (including the transformation from geodetic
coordinates to the raw image coordinates and the raw image coordinates to the scanning coordinates),
and bilinear interpolation. The contributions are summarized as follows.
(1) An optimized second-order polynomial equation and bilinear interpolation are proposed
for on-board georeferencing for remotely sensing imagery. (2) An architecture for floating-point
block Lower-Upper (LU) decomposition is designed to solve the inverse for large-sized matrices.
(3) To reduce resource consumption, some strategies are adopted in FPGA implementation,
i.e., 32-bit integer and floating-point mixed operation and serial-parallel data communication.
The remainder of the paper is organized as follows. Section 2 reviews the traditional second-order
polynomial georeferencing algorithm, bilinear interpolation method and optimizes the algorithms
based on the FPGA; Section 3 gives the details of the implementation using FPGA for the georeferencing
scheme; Section 4 describes and validates the experimental results. The conclusion is presented
in Section 5.
2. Optimization for Georeferencing Scheme
The georeferencing scheme includes the selection of a suitable mathematical distortion model,
coordinate transformation, and resampling (interpolation) [36–38]. The georeferencing scheme can be
classified into direct and indirect methods. The direct method applies the raw image coordinates to
compute the georeferenced coordinates, and the indirect method applies the georeferenced image
coordinates to compute the raw image coordinates. In this paper, the indirect method is used to
establish the relationship of coordinate by the second-order polynomial equations.
2.1. A Brief Review of Georeferencing
2.1.1. Traditional Second-Order Polynomial Equations
The second-order polynomial equations are expressed as follows [39–42]:
x = a0 + a1X+ a2Y+ a3X2 + a4XY+ a5Y2, (1)
y = b0 + b1X+ b2Y+ b3X2 + b4XY+ b5Y2, (2)
where (x, y) are the coordinates of the raw image, (X,Y) are the corresponding ground coordinates
(longitude, latitude), and ai and bi (i = 0, 1, . . . , 5) are the unknown coefficients of the second-order
polynomial equation. After choosing a suitable mathematical distortion model, the unknown
coefficients ai and bi can be obtained from Equations (1) and (2) with the ground control points (GCPs).
GCPs are an important parameter in the geometric calibration, which affect the accuracy of subsequent
correction [43]. To ensure accuracy, ten GCPs are selected in the study area. Let the coordinate pairs
of ten GCPs can be represented as: (x1, y1,X1,Y1), (x2, y2,X2,Y2), . . . , (x10, y10,X10,Y10). The matrix
form of Equation (1) can be expressed as:
1 X1 Y1 X21 X1Y1 Y
2
1
1 X2 Y2 X22 X2Y2 Y
2
2
1 X3 Y3 X23 X3Y3 Y
2
3
1 X4 Y4 X24 X4Y4 Y
2
4
...
...
...
...
...
...
1 X10 Y10 X210 X10Y10 Y
2
10

×

a0
a1
a2
a3
a4
a5

=

x1
x2
x3
x4
...
x10

. (3)
According to the least square method [5], Equation (3) can be simplified as Equation (4).
(ATPA)∆a = ATPLx, (4)
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where A is the matrix of the ground coordinates of GCPs, ∆a is the coefficients matrix of
the second-order polynomial Equation (1), Lx is the coordinates matrix of GCPs in the raw image,
and P is the weight matrix. A , ∆a, Lx and P are expressed by Equation (5) through Equation (8).
A =

1 X1 Y1 X21 X1Y1 Y
2
1
1 X2 Y2 X22 X2Y2 Y
2
2
1 X3 Y3 X23 X3Y3 Y
2
3
1 X4 Y4 X24 X4Y4 Y
2
4
...
...
...
...
...
...
1 X10 Y10 X210 X10Y10 Y
2
10

, (5)
∆a = [ a0 a1 a2 a3 a4 a5 ]
T
, (6)
Lx =
[
x0 x1 x2 x3 x4 x5
]T
, (7)
P =

P1
P2
P3
P4
...
P10

(8)
Typically, the weight of each GCPs is the same. So, P = I. Equation (4) can be descripted as:
∆a = (ATA)
−1
(ATLx). (9)
In the same way, the coefficients of b can be solved by the formula ∆b = (ATA)
−1
(ATLy).
2.1.2. Coordinate Transformation
After establishing the second-order polynomial equation and solving the coefficients of
Equations (1) and (2), the raw image can be georeferenced pixel-to-pixel. The steps are as follows [44]:
1. The Size of the Georeferenced Image
To properly obtain the georeferenced image, the storage area of georeferenced image must be
computed in advance, as shown in Figure 1 [7]. abcd is the raw image, with corners a , b, c, and d in
the o− xy image coordinate system in the Figure 1a. Figure 1b shows the correct range of output image.
a′b′c′d′ is the georeferenced image with corners a′, b′, c′ and d′ in the O − XY ground coordinate
system, and ABCD is the storage area for georeferenced image. Obviously, if the storage range is not
correctly defined, the georeferenced image is improper with a large blank area, as shown in Figure 1c.
Therefore, the right boundary should include the entire georeferenced image with minimum exterior
blank rectangle as possible.
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Figure 1. The georeferenced image size. (a) Input image. (b) Output image. (c) Incorrect output
image. ur:, upper right; ul:, upper left; ll:, lower left; lr:, lower right. abcd is the input image. ABCD is
the storage area for the georeferenced image. a′b′c′d′ is the georeferenced image.
2. Coordinates of the Four Corners
(xul , yul), (xur, yur), (xlr, ylr), and (xll , yll) are the coordinates of the four corner in the raw image
(input image), (Xul ,Yul), (Xur,Yur), (Xlr,Ylr), and (Xll ,Yll) are the corresponding ground coordinates
of the georeferenced image. The maximum and minimum ground coordinates of the storage area for
the georeferenced image (Xmin, Xmax, Ymin, and Ymax) are calculated from the (Xul ,Yul), (Xur,Yur),
(Xlr,Ylr), and (Xll ,Yll).
Xmin = min(Xur,Xul ,Xlr,Xll)
Xmax = max(Xur,Xul ,Xlr,Xll)
Ymin = min(Yur,Yul ,Ylr,Yll)
Ymax = max(Yur,Yul ,Ylr,Yll).
(10)
3. Row (M) and Column (N) of the Georeferenced Image.
M and M can be solved by Equation (11).
M = (Xmax − Xmin)/XGSD + 1
N = (Ymax −Ymin)/YGSD + 1, (11)
where XGSD and YGSD are the ground-sampling distances (GSD) of the output image.
Hence, the location of pixel can be described by the row and column in the B − x′y′ coordinate
system (x′ = 1, 2, 3, . . . , M; y′ = 1, 2, 3, . . . , N).
4. Coordinate Transformation.
The georeferenced model only expresses the relationship between the ground coordinates (X,Y)
and the (x, y) coordinates of the raw image. To further express the relationship between the raw image
coordinates and scanning coordinates of the georeferenced image, it is necessary to convert the ground
coordinate into the row and column of georeferenced image, as shown in Equation (12).
Xg = Xmin + XGSD(x′ − 1)
Yg = Ymax −YGSD(y′ − 1), (12)
where x′ and y′ are the row and column of the georeferenced image, respectively, and (Xg,Yg)
are the corresponding ground coordinate.
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2.1.3. Resample
As to be expected, the defined grid center from the georeferenced image will not usually project
to the center location of pixel in the raw image after coordinate transformation. To solve this problem,
nearest-neighbor interpolation, bilinear interpolation, and cubic interpolation [45] are commonly
used. To balance the accuracy and complexity of the preprocessing function, bilinear interpolation
is chosen in this paper. The algorithm obtains the pixel value by taking a weighted sum of the pixel
values of the four nearest neighbors surrounding the calculated location [46], as shown in Figure 2
and Equation (13).
I(x, y) = I(i, j)(1− u)(1− v) + I(i+ 1, j)u(1− v) + I(i, j+ 1)(1− u)v+ I(i+ 1, j+ 1)uv, (13)
where, (x, y) are the coordinates of the georeferenced image, I(x, y) is the gray value of a pixel
with (x, y) coordinates in the georeferenced image; i and j are the integer part of the corresponding
coordinate in the raw image, respectively; u and v are the fractional parts of the corresponding
coordinate in the raw image, respectively. I(i, j) is the gray value of (i, j) coordinates in the raw image.
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2.2. Optimized Georeferencing Scheme
2.2.1. Optimized Second-Order Polynomial Model
To parallel implement the Equations (1) and (2), the second-order polynomial equations are
optimized to Equations (14) and (15).
x = a0 + a1X+ a2Y+ a3X2 + a4XY+ a5Y2 = a0 + (a1 + a3X)X+ (a2 + a4X+ a5Y)Y
= a0 + p1(X) + p2(X,Y)
(14)
y = b0 + b1X+ b2Y+ b3X2 + b4XY+ b5Y2 = b0 + (b1 + b3X)X+ (b2 + b4X+ b5Y)Y
= b0 + q1(X) + q2(X,Y)
(15)
where, p1(X) = (a1 + a3X)X, p2(X,Y) = (a2 + a4X + a5Y)Y, q1(X) = (b1 + b3X)X,
and q2(X,Y) = (b2 + b4 + b5Y)Y.
In Equation (1), eight multipliers and five adders are required to complete a transformation.
However, in Equation (14), five multipliers and five adders are required to complete a transformation.
Comparatively, six multipliers are reduced in all. The multipliers and adders required to complete
the coordinate transformation are in Table 1.
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Table 1. The number of multiplier and adder comparison with Equations (1), (2), (14), and (15).
Coordinate Traditional 2nd Polynomial Optimized 2nd Polynomial Reduce
Multiplier Adder Multiplier Adder Multiplier Adder
x 8 5 5 5
6 0y 8 5 5 5
2.2.2. Optimized Bilinear Interpolation
Equation (13) appears to require eight multiplications, but careful factorization to exploit
separability can reduce the multiplication by three [47].
I1 = I(i, j) + u(I(i+ 1, j)− I(i, j))
I2 = I(i, j+ 1) + v(I(i+ 1, j+ 1)− I(i, j+ 1))
I(x, y) = I1 − v(I2 − I1)
. (16)
To compute the Equation (16), the gray values of four nearest-neighbors must be read from the memory.
The principle of the mapping storage method is to optimize and balance the line and block data access
rate [7]. In order to improve memory access efficiency, a multi-array memory storage method is
designed in Figure 3. The RS image size is m× n. As such, m× n memory units are designed in double
data rate (DDR). The relationship between the address of DDR and (i, j) coordinates can be described
by Equation (17).
addrij = (i− 1)×m+ (j− 1)× n, (17)
where, i and j are the row and column of the raw image, respectively. addrij is the corresponding
address of memory.
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Figure 3. Raw image mapping with double data rate (DDR)
3. FPGA-Based Implementation of the Georeferencing Scheme
An FPGA hardware architecture is designed for georeferenced of the remotely sensed imagery
as shown in Figure 4, which contains five modules: (I) GCP data module; (II) input image module
(IIM); (III) coefficient calculation module (CCM); (IV) coordinate transformation module (CTM);
and (V) bilinear interpolation module (BIM). The details of five modules are described as follows.
• The GCPs data is stored i f the GCP data module. Th se parameters ar sent to
the CM, when th enable signal is being r ceived.
• The gray values of the input image ar saved to the ROM through the IIM, when the able signal
is being received.
• The coefficients of a0, a1, a2, a3, a4, a5, b0, b1, b2, b4, and b5 are calculated in the CCM when t e GCP
data are arrived. The matrices ATA , ATLx, ATLy, and (ATA)
−1 are parallel computed.
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• The coordinate transformation is carried out in the CTM when the coefficients of second-order
polynomial equation are arrived. The values of i, j, u, 1− u, v and 1− v are simultaneously sent
to the BIM.
• According to Equations (13) and (16), the interpolation values are calculated. At last, the gray
values, latitude, and longitude of the georeferenced image are outputted at the same clock cycle.Remote Sens. 2019, 11, x FOR PEER REVIEW 8 of 28 
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3.1. FPGA-Based Solution of the Second-Order Polynomial Equation
To implement the second-order polynomial equation based on an FPGA, the processing of solving
the coefficient is decomposed into three modules (as shown in Figure 5): (I) Form the matrices
A , Lx, and Ly; (II) Calculate ATA , (ATA)
−1, ATLx, and ATLy, and (III) perform (ATA)
−1
(ATLx)
and (ATA)−1(ATLy).
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3.1.1. Calculation of Matrix ATA
According t Equation (9) and the principle of matrix multiplication, the coefficients of a1j
(j = 1, 2, . . . , 6) are calculated, as shown in Equations (18) and (19).
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ATA =

A11 A21 A31 A41 A51 A61 A71 A81 A91 A101
A12 A22 A32 A42 A52 A62 A72 A82 A92 A102
A13 A23 A33 A43 A53 A63 A73 A83 A93 A103
A14 A24 A34 A44 A54 A64 A74 A84 A94 A104
A15 A25 A35 A45 A55 A65 A75 A85 A95 A105
A16 A26 A36 A46 A56 A66 A76 A86 A96 A106
×

A11 A12 A13 A14 A15 A16
A21 A22 A23 A24 A25 A26
A31 A32 A33 A34 A35 A36
A41 A42 A43 A44 A45 A46
A51 A52 A53 A54 A55 A56
A61 A62 A63 A64 A65 A66
A71 A72 A73 A74 A75 A76
A81 A82 A83 A84 A85 A86
A91 A92 A93 A94 A95 A96
A101 A102 A103 A104 A105 A106

, (18)

A11
A21
A31
A41
A51
A61
A71
A81
A91
A101

T
×

A11 A12 A13 A14 A15 A16
A21 A22 A23 A24 A25 A26
A31 A32 A33 A34 A35 A36
A41 A42 A43 A44 A45 A46
A51 A52 A53 A54 A55 A56
A61 A62 A63 A64 A65 A66
A71 A72 A73 A74 A75 A76
A81 A82 A83 A84 A85 A86
A91 A92 A93 A94 A95 A96
A101 A102 A103 A104 A105 A106

=

a11
a12
a13
a14
a15
a16

T
. (19)
Generally, ten multipliers and nine adders are needed to compute a11. Therefore, it takes
about 324 additions and 360 multiplications to calculate all coefficients. However, the resources
are limited on an FPGA chip. Therefore, a combination of serial and parallel strategy is adopted [48,49].
To improve the processing speed, multiplier-adder (MD) modules are used. At the same way, the other
coefficients of a1j, a2j, a3j, a4j, a5j, and a6j (j = 1, 2, 3, . . . , 6) are parallel computed at the same clock
cycle. Figure 6 shows the architecture of ATA based on an FPGA.
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3.1.2. LU Decomposition of the Matrix ATA
The coefficient accuracy of the second-order polynomial equation is crucial to the entire system.
This paper proposes a parallel structure that uses the floating-point block LU decomposition to solve
the inverse of ATA . The matrix A can be represented as four matrices A11, A12, A21, and A22 [48–51],
as shown in Equation (20).
ATA =

a11 a12 a13 | a14 a15 a16
a21 a22 a23 | a24 a25 a26
a31 a32 a33 | a34 a35 a36
− − − − − − −
a41 a42 a43 | a44 a45 a46
a51 a52 a53 | a54 a55 a56
a61 a62 a63 | a64 a65 a66

=
[
A11 A12
A21 A22
]
=
[
L11
L21 L22
]
×
[
U11 U12
U22
]
, (20)
a; ,........,. /---..l---~ 
b; 
AT(l, :) ~ a, i 
A(:, 7) 
A T (2_, :) ~ a2i 
A(:, J) 
A T(S,:) 
A(:, j) 
A T(6,:) 
A(:,j) 
~ as j 
~ a6i 
j = 1, 2, · · · , 6 
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where A11, A12, A21, A22, L21 and U12 are 3× 3 matrices; L11 and L22 are 3× 3 lower triangular matrices,
U11 and U22 are 3× 3 upper triangular matrices. From Equation (20), some additional equations can
be achieved:
A11 = L11U11, (21)
A12 = L11U12, (22)
A21 = L21U11, (23)
A22 = L21U12 + L22U22. (24)
The steps of LU decomposition are as follows.
Step 1: A11 is performed by block LU decomposition; L11 and U11 are obtained.
Step 2: From Equation (22), U12 can be solved by Equation (25):
U12 = L−111 A12. (25)
Step 3: From Equation (23), L21 can be calculated by the product of A21 and (U11)
−1 (see Equation (26)):
L21 = A21U−111 . (26)
Step 4: A22− A21U12 matrix is performed by LU decomposition; L22 andU22 matrices are obtained.
1. FPGA-Based Parallel Computation for the LU Decomposition of Matrix A11
To implement the LU decomposition of matrix A11 on the FPGA, Equation (21) can be modified
as Equation (27). The steps of the LU decomposition of matrix A11 are as follows.
A11 =
 a11 a12 a13a21 a22 a23
a31 a32 a33
 =
 1l21 1
l31 l32 1
×
 u11 u12 u13u22 u23
u33
 = L11U11, (27)
Step 1. u11 = a11, u12 = a12, u13 = a13, l11 = l22 = l33 = 1, l21 = a21/u11 = a21/a11,
l31 = a31/a11.
Step 2. u22 = a22 − l21u12, u23 = a23 − l21u13.
Step 3. l32 = (a32 − l31u12)/u22.
Step 4. u33 = a33 − l31u13 − l32u23 = a33 − (l31u13 + l32u23).
According to Equation (27), a parallel computation architecture for matrices L11 and U11 is
presented in Figure 7. Five multipliers, three divisors, one adder, and four subtractors are used.
Additionally, some control signals are used to ensure that the results are outputted at the same
clock cycle.
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2. FPGA-Based Parallel Computation for Matrices (L11)
−1 and (U11)−1
It is well known that the inverse of a lower triangular matrix is another lower triangular matrix,
and the inverse of an upper triangular matrix is also another upper triangular matrix. The inversion of
matrice L11 and U11 can be rewritten as Equations (28) nd (29), respec ively. 1IL21 1
IL31 IL32 1
×
 1L21 1
L31 L32 1
 =
 1 1
1
, (28)
where IL11 = −L21, IL32 = −L32, and IL31 = −IL32L21 − L31. IU11 IU12 IU13IU22 IU23
IU33
×
 U11 U12 U13U22 U23
U33
 =
 1 1
1
, (29)
where IU11 = 1/U11, IU22 = 1/U22, IU33 = 1/U33, IU12 = −(IU11U12)/U22 = −U12/U11U22,
IU23 = −(IU22U23)/U33 = −U23/U22U33, and IU13 = −(IU11U13 + IU12U23)/U33.
The parallel computation structures for calculating (L11)
−1 and (U11)−1 are shown in Figure 8.
Six multipliers, four divisors, one subtractor (“—” in the circle), and three reciprocals (“/” in the circle)
are used. The r verse operation (“-” in the ci cle) for floating-poi t is simply to reverse the symbol bit
and require very few resources. Additionally, some control signals are used to ensure that the results
are outputted at the same clock cycle.
a11 
a1 2 D-+-+---+-'-lY 
a13 
U 11 1U11 
IU12 
U12 
JU1J 
Un 
U22 JU22 
L21 IL,1 
U23 lU23 JL32 
L32 JL31 U33 1Ui3 
Li, 
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−1 and (U11)−1 matrices. (a) The architecture for
solving (L11)
−1. (b) The architecture for solving (U11)−1.
3. FPGA-Based Implementation of Matrices U12 and L21
To implement U12 and L21 based on the FPGA, Equations (25) and (26) can be rewritten into
Equations (30) and (31). In Equation (30), the elements of the matrix contain three formats, i.e., a14,
IL21a14 + a24, and IL31a14 + IL32a24 + a34. In Equation (31), the elements of the matrix contain three
formats, i.e., a41 IU11, a41 IU12 + a42 IU22, and a41 IU13 + a42 IU23 + a43 IU33. The proposed parallel
architecture for calculation of L21 and U12 is depicted in Figure 9. Twelve multipliers, fifteen MD
modules, and three adders are used.
U12 = (L11)−1A12 =
 1IL21 1
IL31 IL32 1
×

a14 a15 a16
a24 a25 a26
a34 a35 a36

=

a14 a15 a16
IL21a14 + a24 IL21a15 + a25 IL21a16 + a26
IL31a14 + IL32a24 + a34 IL31a15 + IL32a25 + a35 IL31a16 + IL32a26 + a36

=
 U12_11 U12_12 U12_13U12_21 U12_22 U12_23
U12_31 U12_32 U12_33

(30)
L21 = A21U11−1 =
 a41 a42 a43a51 a52 a53
a61 a62 a63
×

IU11 IU12 IU13
IU22 IU23
IU33

=

a41 IU11 a41 IU12 + a42 IU22 a41 IU13 + a42 IU23 + a43 IU33
a51 IU11 a51 IU12 + a52 IU22 a51 IU13 + a52 IU23 + a53 IU33
a61 IU11 a61 IU12 + a62 IU22 a61 IU13 + a62 IU23 + a63 IU33

=
 L21_11 L21_12 L21_13L21_21 L21_22 L21_23
L21_31 L21_32 L21_33

(31)
U11 IU11 
JU,, 
U12 
JU" 
Un 
U22 IU22 
L21 JL21 
u23 JU,i JL,2 
L,2 JL,, u,, /U'1 
L,1 
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Figure 9. Par llel computation method for L21 and U12. (a) The architecture of L21. (b) The architecture
of U12.
4. FPGA-Based Implementation of L22 and U22
To implement L22 and U22, Equation (24) can be described by
NewA22 = A22 − L21U12
=
 a44 a45 a46a54 a55 a56
a63 a65 a66
−
 L21_11 L21_12 L21_13L21_21 L21_22 L21_23
L21_31 L21_32 L21_33
×

U12_11 U12_12 U12_13
U12_21 U12_22 U12_23
U12_31 U12_32 U12_33

=
 1L22_21 1
L22_31 L22_32 1
×
 U22_11 U22_12 U22_13U22_22 U22_23
U22_33

(32)
where NewA22 is a 3× 3 matrix, with a similar format of A11. Therefore, the LU decomposition of
NewA22 is not deduced in details. The parallel implementation is shown in Figure 10.
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For the Block LU decomposition, the number of multiplications is about n3/3+ (n%d− 0.5)n2,
and division is (d + 1)n/2 (where d is the dimension of each block, n is the size
of matrix). In the standard LU decomposition, the number of multiplication operations is
about n(2n− 1)(n− 1)/6 n, and division is n(n − 1)/2 [52]. The multipliers and dividers based
block LU decomposition are approximately reduced 1.02 and 1.25 times than that the traditional
LU decomposition.
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3.1.3. FPGA-Based Implantation of the Matrix (ATA)−1
When L11, L21, L22, U11, U12, and U22 matrices are solved, the block LU decomposition of matrix
ATA has been completed,. The processing of inversion matrix ATA is based on the Equation (33).
(ATA)−1 = B =
([
L11
L21 L22
][
U11 U12
U22
])−1
=
[
U11 U12
U22
]−1[
L11
L21 L22
]−1
,
=
[
U−111 L
−1
11 +M
−1
12 N
−1
21 M
−1
12 L
−1
22
U−122 N
−1
21 U
−1
22 L
−1
22
] (33)
where N−121 = −L−122 L21L−111 and M−112 = −U−111 U12U−122 .
1. FPGA-Based Implementation of N−121 and M
−1
12
Figure 11 shows the implementation of N−121 and M
−1
12 , It contains MD_3 module, MD_2 module
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solving the U−111 L
−1
11 + M
−1
21 N
−1
21 matrix. Ten MD_3 modules, three MD_2 modules, two multipliers,
and nine adders are used to solve the U−111 L
−1
11 + M
−1
21 N
−1
21 matrix. Figure 12b shows the parallel
computation for M−121 L
−1
22 matrix, three MD_3 modules, and three MD_2 modules are used. The structure
for solving the U−122 N
−1
21 matrix is shown in Figure 12c, three MD_3 modules, three MD_2 modules,
and three multipliers are used. Figure 12d shows the implementation of the U−122 L
−1
22 matrix,
one MD_3 module, two MD_2 modules, and two multipliers are used. The Figure 12a through Figure 12d
are parallel calculated. Finally, (ATA)−1 matrix is obtained and the elements are outputted at the same
clock cycle.
Figure 12. Cont.
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Figure 12. The implementation of (ATA)−1. (a) Calculate U−111 L
−1
11 +M
−1
21 N
−1
21 matrix. (b) Solve M
−1
21 L
−1
22
matrix. (c) Calculate U−122 N
−1
21 matrix. (d) Compute M
−1
21 L
−1
22 matrix.
3.1.4. FPGA-Based Implementation of a and b Matrices
From the ten GCPs data, Lx and Ly matrix can be obtained, since a and b matrices have the same
structure, such as ATLx, (ATA)
−1
(ATLx), ATLy, and (ATA)
−1
(ATLy), the implementation of a is
given to illustrate the processes. From Equation (34), six MD_10 modules are adopted. Six MD_6
modules are needed for solving Equation (35). Considering the limited resources of an FPGA, a serial
framework is used to implement a , the strategy is depicted in Figure 13 (such as (ATA)−1(ATLx)).
The details of state transition graph (STG) are as follows:
• S_idle, idle state. When the rst signal is low, the system is in the reset state, all registers
(R0, R1, ..., R5) and other signals are reset.
• S_1 to S_6 are the six different state machines (SMs). Under the different SMs, different row
values of the matrix (ATA)−1 with matrix ATLx are calculated in the MD_6 modules. The result
of MD_6 is serial saved in the registers R5 to R0. When the six SMs are finished, the values of
registers R5 to R0 are parallel outputted to the matrix a .
• S_1, the first SM. When the rst signal goes high, the current state enters the first state when
the enable signal is being received. The values of matrix B−1(1, :) = (ATA)−1(1, :) and ATLx are
put into the MD_6 module for multiplication and addition. The result is saved in the register R5.
• S_2, the second SM. When the S_1 state is complete, the current state enters the second state.
The values of matrix B−1(2, :) = (ATA)−1(2, :) and ATLx begin to calculate multiplication
and addition. Then, the result is saved in the register R4.
Remote Sens. 2019, 11, x FOR PEER REVIEW 16 of 28 
 
illustrate the processes. From Equation (34), six MD_10 modules are adopted. Six MD_6 modules are 
needed for solving Equation (35). Considering the limited resources of an FPGA, a serial framework 
is used to implement a , the strategy is depicted in Figure 13 (such as 1( ) ( )T T xA A A L− ). 
The details of state transition graph (STG) are as follows: 
 S_idle, idle state. When the rst signal is low, the system is in the reset state, all registers (R0, 
R1, ..., R5) and other signals are reset. 
 S_1 to S_6 are the six different state machines (SMs). Under the different SMs, different row 
values of the matrix 1( )TA A − with matrix T xA L are calculated in the MD_6 modules. The result 
of MD_6 is serial saved in the regi ters R5 to R0. When the six SMs are finished, the values 
of registers R5 to R0 are parallel outputted to the matrix a . 
 S_1, the first SM. When the rst signal goes high, the current state enters the first state when 
the enable signal is being received. The values of matrix 1 1(1,:) ( ) (1,:)TB A A− −= and T xA L are put 
into the MD_6 module for multiplication and addition. The result is saved in the register 
R5.  
 S_2, the second SM. When the S_1 state is complete, the current state enters the second state. 
The values of matrix 1 1(2,:) ( ) (2,:)TB A A− −= and T xA L begin to calculate multiplication and 
addition. Then, the result is saved in the register R4.  
In this order, when the S_6 SM (final State) is completed, the matrix a is derived. Under the same 
clock cycle, the values of the registers R5 to R0 ( 0a - 5a ) are parallel outputted. The current state 
returns to the first state. Additionally, each state should contain a certain delay time. The delay time 
should include MD_6 module operation time and serial storage time. 
 
(a)                        (b)                       (c) 
Figure 13. The processing of state transition graph (STG). (a) The state machine. (b) Serial framework. 
(c) Serial input and parallel output. 
11 21 31 41 51 61 71 81 91 101
12 22 32 42 52 62 72 82 92 102
13 23 33 43 53 63 73 83 93 103
14 24 34 44 54 64 74 84 94 104
15 25 35 45 56 65 75 85 95 104
16 26 36 46 56 66 76 86 96 106
T
A A A A A A A A A A
A A A A A A A A A A
A A A A A A A A A A
A Lx
A A A A A A A A A A
A A A A A A A A A A
A A A A A A A A A A

= 

1 1
2 2
3 3
4 4
5
10 6
11 1 21 2 31 3 41 4 51 5 61 6 71 7 81 8 91 9 101 10
12 1 22 2 32 3 42 4 52 5
       
lx Lx
lx Lx
lx Lx
lx Lx
Lx
lx Lx
A lx A lx A lx A lx A lx A lx A lx A lx A lx A lx
A lx A lx A lx A lx A lx
                
=                         
+ + + + + + + + +
+ + + +
=

62 6 72 7 82 8 92 9 102 10
13 1 23 2 33 3 43 4 53 5 63 6 73 7 83 8 93 9 103 10
14 1 24 2 34 3 44 4 54 5 64 6 74 7 84 8 94 9 104 10
15 1 25 2 35 3
A lx A lx A lx A lx A lx
A lx A lx A lx A lx A lx A lx A lx A lx A lx A lx
A lx A lx A lx A lx A lx A lx A lx A lx A lx A lx
A lx A lx A lx
+ + + + +
+ + + + + + + + +
+ + + + + + + + +
+ + + 45 4 55 5 65 6 75 7 85 8 95 9 105 10
16 1 26 2 36 3 46 4 56 5 66 6 76 7 86 8 96 9 106 10
A lx A lx A lx A lx A lx A lx A lx
A lx A lx A lx A lx A lx A lx A lx A lx A lx A lx
       + + + + + + 
+ + + + + + + + +  
, (34)
Figure 13. The proce sing of state transition graph (STG). (a) The state machine. (b) Serial framework.
(c) Serial input and para lel output.
In this order, when the S_6 SM (final State) is completed, the matrix a is derived. Under the same
clock cycle, the values of the registers R5 to R0 (a0–a5) are parallel outputted. The current state returns
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to the first state. Additionally, each state should contain a certain delay time. The delay time should
include MD_6 module operation time and serial storage time.
ATLx =

A11 A21 A31 A41 A51 A61 A71 A81 A91 A101
A12 A22 A32 A42 A52 A62 A72 A82 A92 A102
A13 A23 A33 A43 A53 A63 A73 A83 A93 A103
A14 A24 A34 A44 A54 A64 A74 A84 A94 A104
A15 A25 A35 A45 A56 A65 A75 A85 A95 A104
A16 A26 A36 A46 A56 A66 A76 A86 A96 A106


lx1
lx2
lx3
lx4
...
lx10

=

Lx1
Lx2
Lx3
Lx4
Lx5
Lx6

=

A11lx1 + A21lx2 + A31lx3 + A41lx4 + A51lx5 + A61lx6 + A71lx7 + A81lx8 + A91lx9 + A101lx10
A12lx1 + A22lx2 + A32lx3 + A42lx4 + A52lx5 + A62lx6 + A72lx7 + A82lx8 + A92lx9 + A102lx10
A13lx1 + A23lx2 + A33lx3 + A43lx4 + A53lx5 + A63lx6 + A73lx7 + A83lx8 + A93lx9 + A103lx10
A14lx1 + A24lx2 + A34lx3 + A44lx4 + A54lx5 + A64lx6 + A74lx7 + A84lx8 + A94lx9 + A104lx10
A15lx1 + A25lx2 + A35lx3 + A45lx4 + A55lx5 + A65lx6 + A75lx7 + A85lx8 + A95lx9 + A105lx10
A16lx1 + A26lx2 + A36lx3 + A46lx4 + A56lx5 + A66lx6 + A76lx7 + A86lx8 + A96lx9 + A106lx10

,
(34)
a = (ATA)
−1
(ATLx) =
[
B−111 B
−1
12
B−121 B
−1
22
]

Lx1
Lx2
Lx3
Lx4
Lx5
Lx6

=

a0
a1
a2
a3
a4
a5

. (35)
3.2. FPGA-Based Implementation of Coordinate Transformation and Bilinear Interpolation Algorithm
Figure 14 shows the flowchart for the coordinate transformation and bilinear interpolation method,
which consists of the transformation from the output image coordinates to the ground coordinates,
conversion the ground coordinate to the raw image coordinates, and bilinear interpolation.
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1. FPGA-Based Implementation of Xg and Yg
The purpose of this step is to btain Xg and Yg in Equation (12) of Section 2.1.2, as shown in
Figure 15. In this part, 32-bit integer and shift register are used to reduce the resource utilization
of an FPGA. To implement the shift operation, XGSD and YGSD are approximated as 2m or 2m − 2n
(m and n are integers). For instance, XGSD = YGSD = 30, which can be expressed as the form
of 25 − 2. In Figure 15, the symbol “<<” in the circle represents the left shift operation.
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2. FPGA-Based Implementation of Bilinear Interpolation
When Xg and Yg are calcul ted, the coordinates f x_row and y_column are obtained from
Equations (14) and (15). The bilinear interpolati n algorithm is performed bas on the x_r w
and y_column as shown in Figure 16. As observed from Figure 16, the processing of bilinear
interpolation is divided into three steps.Remote Sens. 2019, 11, x FOR PEER REVIEW 18 of 28 
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i r . i r f ili r i t r l ti .
In step (I), the integer part i, j, the fractional part u, v and the weight part 1 − u and 1 − v
of the floating-point (x_row, y_column) coordinates are computed, respectively. Figure 17 shows
the parallel implementation method for i, j, u, v, 1− u and 1− v. Four subtractors, two INT (integer)
modules and two absolute modules (“||” in the circle) are used.
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Figure 17. The parallel implementation method for i, j, u, v, 1− u and 1− v.
In step (II), it is mainly to calculate the address of four nearest neighbor pixels and read
the corresponding gray value. The address of memory can be calculated from Equation (17)
of Section 2.2.2. The processing of reading gray value is shown in Figure 18. To reduce the resources of
an FPGA, the multiplication is converted into left shift operation.
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Figure 18. The architecture for parallel reading gray values.
After the values of i, j, u, v, 1 − u, 1 − v, I(i, j), I(i + 1, j), I(i, j + 1), and I(i + 1, j + 1)
are computed, the gray value of the georeferenced image can be calculated in step (III). According to
Equations (13) and (16). The implementation of bilinear interpolation algorithm is shown in Figure 19.
Eight multipliers and three adders are used to compute the value of I(x− row, y_column).Remote Sens. 2019, 11, x FOR PEER REVIEW 19 of 28 
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4. Experiment and Performance Analysis
4.1. The Software and Hardware Environment
The proposed scheme is implemented on a custom-designed board which contains
a Xilinx Virtex-7-XC7VX980t-ffg1930-1 FPGA that has 612,000 logic cells, 1,500 kB Block RAM,
1,224,000 Flip-Flops, and 3,6 0 DSP slices. Additionally, the design tool is Vivado 2014.2, the simulation
to l is ModelSim E-64 10.4, and the hardware design langu ge is Verilog HDL. To validate
the proposed method, the georeferenced algorithm is also implemented by MATLAB R2014a,
Visual Studio 2015 (C++) and ENVI 5.3 on a PC equipp d with an Intel (R) Core i7-4790 CPU @ 3.6 GHz
and 8 GB RAM, runni g Windows 7 (64 bit).
4.2. Data
To validate the proposed FPGA-based algorithm, two data sets are used to perform
the georeferencing. The first data set is acquired from the ENVI example dataset, i.e., bldt_t .img
and bldt_tm.pts. The second data set is obtained from the ERDAS example dataset, i.e., tmAtlanta.img
and panAtanta.img. Figure 20a,b display the raw data sets of bldt_tm.img and t Atlanta.i g,
respectively. The image size is 256 × 256 pixels2. The information of two datasets is shown in Table 2.
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Figure 20. The raw image. (a) The first raw image. (b) The second raw image.
Table 2. The information of two data sets.
Image Projection Zone Resolution (m) Band Wave Length (µm)
bldt_tm.img UTM 13 30 × 30 3 0.63~0.69
tmAtlanta.img State plan (NAD 27) 3676 30 × 30 4 0.76~0.90
4.3. Processing Performance
4.3.1. Error Analysis
To quantitatively evaluate the accuracy of the georeferencing implemented using FPGA, the root
mean squared error (RMSE) is used in Equation (36) through Equation (38) [45].
RMSEx =
√
∑nk = 1 (x
′
k − xk)2
n
, (36)
RMSEy =
√
∑nk = 1 (y
′
k − yk)2
n
, (37)
RMSE =
√
RMSE2x + RMSE2y, (38)
where x′k and y
′
k are coordinates of the georeferenced image which are computed by the proposed
method; xk and yk are reference geodetic coordinates; and n is the number of check points (CPs).
To compute the root mean squared errors (RMSEs), one hundred CPs are selected as shown
in Figure 21.
With the experimental results, a few conclusions can be drawn as follows.
(1) From Equation (36) through (38), the RMSEs are computed based on FPGA, MATLAB,
Visual Studio (C++), and ENVI, as shown in Table 3. It can be concluded that the RMSEx, RMSEy,
and RMSE of the georeferenced image of the first data set implemented using FPGA are 0.1441,
0.1672, and 0.2207 pixels, respectively. The accuracy of the georeferenced using FPGA has the same
values when implemented by MATLAB and Visual studio (C++), and is close to the values
implemented using ENVI software. Additionally, other statistics, such as maximum, minimum
and mean error are computed and listed in Table 4. It can be found that the proposed FPGA-based
algorithm has a mean error of x and y coordinates at 0.0775 pixels and 0.0945 pixels, respectively;
the minimum and the maximum errors of the x and y coordinates are 0.0008 and 0.0026 pixels,
and 0.5113 and 0.4038 pixels, respectively. The accuracy of the various errors are calculated by
the proposed algorithm has the same values than those based on MATLAB and Visual Studio (C++),
and has a close accuracy than that based on ENVI software.
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of the georeferenced image of the first data set implemented using FPGA are 0.1441, 0.1672, and 
0.2207 pixels, respectively. The accuracy of the georeferenced using FPGA has the same values when 
implemented by MATLAB and Visual studio (C++), and is close to the values implemented using 
ENVI software. Additionally, other statistics, such as maximum, minimum and mean error are 
computed and listed in Table 4. It can be found that the proposed FPGA-based algorithm has a mean 
error of x and y coordinates at 0.0775 pixels and 0.0945 pixels, respectively; the minimum and the 
maximum errors of the x and y coordinates are 0.0008 and 0.0026 pixels, and 0.5113 and 0.4038 pixels, 
respectively. The accuracy of the various errors are calculated by the proposed algorithm has the 
same values than those based on MATLAB and Visual Studio (C++), and has a close accuracy than 
that based on ENVI software. 
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Platform RMSEx RMSEy RMSE 
FPGA 0.1441 0.1672 0.2207 
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Visual Studio 
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Table 3. The values of root mean square errors (RMSEs) of the georeferenced image of the first image.
Platform RMSEx RMSEy RMSE
FPGA 0.1441 0.1672 0.2207
MATLAB 0.1441 0.1672 0.2207
Visual Studio (C++) 0.1441 0.1672 0.2207
ENVI 0.1442 0.1699 0.2229
Table 4. Statistics values of the georeferenced image of the first image.
Platform Coordinate Max Error (pixel) Min Error (pixel) Mean Error (pixel)
FPGA
x 0.5113 0.0008 0.0775
y 0.4038 0.0026 0.0945
MATLAB
x 0.5113 0.0008 0.0775
y 0.4038 0.0026 0.0945
Visual Studio (C++)
x 0.5113 0.0008 0.0775
y 0.4038 0.0026 0.0945
ENVI
x 0.5252 0.0008 0.0829
y 0.5252 0.0008 0.1031
(2) Table 5 lists the RMSEs of the georeferenced image of the second data set. The values of
the RMSEx, RMSEy, and RMSE implemented by FPGA are 0.0965, 0.1268, and 0.1593 pixels, respectively.
TheRMSEs implemented using FPGA have the same accuracy than those based on MATLAB and Visual
Studio (C++), and have a close accuracy implemented using ENVI software However, it can be
considered acceptable for the absolute error is less than one pixel [53]. In addition, maximum,
minimum and mean errors are computed and listed in Table 6. It can be found that the mean errors
implemented using FPGA of the x and y coordinates are 0.0789 and 0.1144 pixels, respectively,
and the minimum and maximum errors for the x and y coordinates are 0.0008 and 0.0046 pixels,
and 0.2613 and 0.2081 pixels, respectively.
Table 5. The values of RMSEs of the georeferenced image of the second image.
Platform RMSEx RMSEy RMSE
FPGA 0.0965 0.1268 0.1593
MATLAB 0.0965 0.1268 0.1593
Visual Studio (C++) 0.0965 0.1268 0.1593
ENVI 0.0897 0.1009 0.1350
✓ 
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Table 6. Statistics values of the georeferenced image of the second image.
Platform Coordinate Max Error (pixel) Min Error (pixel) Mean Error (pixel)
FPGA
x 0.2613 0.0008 0.0789
y 0.2081 0.0046 0.1144
MATLAB
x 0.2613 0.0008 0.0789
y 0.2081 0.0046 0.1144
Visual Studio (C++) x 0.2613 0.0008 0.0789y 0.2081 0.0046 0.1144
ENVI
x 0.4039 0.0003 0.0588
y 0.4039 0.0003 0.0673
As observed form Table 3 through 6, the accuracy of the georeferenced image when implemented
using FPGA can reach the requirements because its RMSEs are less than one pixel [54].
Figure 22a–d show the georeferenced images of the first data set implemented by FPGA, MATLAB,
Visual Studio (C++) and ENVI, respectively. Figure 23a–d show georeferenced images of the second
image implemented by FPGA, MATLAB, Visual Studio (C++), and ENVI, respectively.
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Figure 2. The georeferenced image of the first data set. (a) By FPGA. (b) By MATLAB. (c) By Visual
Studio (C +). (d) By ENVI 5.3.
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4.3.2. Gray Value Comparison
To verify the accuracy f gray value, the gray levels of georeferenced image are compared to those
implemented using FPGA, MATLAB, Visual Studio (C++), and ENVI software. The georeferenced
image implemented using FPGA as a referencing image, called “Ref-Img”. The georeferenced image
implemented using MATLAB, Visual Studio (C++), and ENVI are called “Img-MATLAB”, “Img-C++”,
and “Img-ENVI”, respectively. The gray differences between the Ref-Img and those georeferenced
images implemented by MATLAB, Visual Studio (C++), and ENVI are obtained and shown in
Figures 24 and 25.
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As observed from Figure 24, the gray values of Figure 24a,b are 0, which means the proposed
method implemented using FPGA has the same accuracy with the implemented by MATLAB, and Visual
Studio (C++) [55,56]. Figure 24c indicates that the difference image between Ref-Img and Img-ENVI
has many pixels are not same. The mean values of Figure 24a–c are 0, 0, and 0.713 respectively, which are
less than 1 pixel.
As observe from Figure 25, the proposed method has the same accuracy as those implemented
using MATLAB, and Visual Studio (C++), and has a small portion of the gray values are different from
the Img-ENVI. The mean values of the Figure 25a–c are 0, 0, and 0.1265, respectively, which are all less
than 1 pixel.
4.3.3. Resource Occupation Analysis
The resource utilization ration, including the flip-flop (FF), look-up-table (LUT) and DSP48s
of the FPGA for the coordinate transformation method and bilinear interpolation function
are assessed, respectively.
In the coordinate transformation method, 250,656 LUTs, 499,268 registers, and 388 DSP48s are
utilized at rates of 40.96% (250656/612000 = 40.96%), 40.79%, and 37.96%, respectively (see Table 7).
In the bilinear interpolation function, floating-point and 32-bit fixed-point mixed operations are
adopted, which can reduce the resource consumption of an FPGA. Table 8 lists the resources occupied
for the bilinear interpolation scheme. 27,218 LUTs, 45,823 registers, 456 RAM/FIFO, and 267 DSP48s
are utilized at rates of 4.45%, 3.74%, 30.40%, and 7.42%, respectively.
Table 7. The logic unit utilization ratio of the coordinate transformation method.
Parameter Used Available Utilization Ratio (%)
Number of slice LUTs 250,656 612,000 40.96
Number of slice Registers 499,268 1,224,000 40.79
Number of DSP48s 388 3600 37.96
Table 8. The logic unit utilization ratio of the bilinear interpolation method.
Parameter Used Available Utilization Ratio (%)
Number of slice LUTs 27,218 612,000 4.45
Number of slice Registers 45,823 1,224,000 3.74
Number of block RAM/FIFO 456 1500 30.40
Number of DSP48s 267 3600 7.42
4.3.4. Processing Speed Comparison
The processing speed is considered as one of the most important factors for implementation by
an FPGA. Table 9 lists the processing speed implemented by FPGA, Visual Studio (C++) and MATLAB.
The size of the first raw image is 256 × 256 pixels2. After georeferencing, the size of georeferenced
image is 281 × 281 pixels2. The running time of the georeferencing method for the first image
using FPGA, Visual Studio (C++) and MATLAB is 0.13s, 1.06s, and 1.12s, respectively. The size of
the second raw image is 256 × 256 pixels2; after georeferencing, the image size is 285 × 277 pixels2.
The running time of the georeferencing method for the second raw image using FPGA, Visual Studio
(C++) and MATLAB is 0.15s, 1.21s, 1.26s, respectively. To put it simply, the processing speed using
FPGA is 8 times faster than that based on PC computer.
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Table 9. The consumption speed.
Raw image FPGA (second)f = 100 MHz Visual Studio (C++) (second) MATLAB (second) Size (pixels
2)
bldt_tm.img 0.13 1.06 1.12 281 × 281
tmAtlanta.img 0.15 1.21 1.26 285 × 277
4.3.5. Power Consumption
With the development of technology and the improvement of system performance, low power
consumption has become one of the measurement objectives of on-board system. Resources, speed,
and power consumption are three key factors in FPGA design. To obtain the power consumption,
Vivado software provides a comprehensive methodologies and strategies for power consumption
As observed from Figure 26, the powers of the dynamic and the device are 0.280 W (43%)
and 0.379 W (57%), respectively. The total on-chip power is 0.659 W, which is acceptable in on-board
processing platform.
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5. Conclusions
This paper presents a novel scheme for on-board georeferencing using FPGA optimized
second-order polynomial equation and bilinear interpolation scheme, which consists of five modules:
input data, coordinate transformation, bilinear interpolation and output data. The main contributions
of this paper are as follows.
First, a comprehensive framework has been developed to optimize the georeferencing algorithm
based on an FPGA. (1) A floating-point block LU decomposition is used to inverse the matrix.
Compared with the traditional LU decomposition, the multiplication and division operations are
reduced by 1.02 and 1.25 times, respectively. The block LU decomposition method can reduce
the complexity for inverting matrix and speed up the operation. (2) To reduce resource consumption
of an FPGA, some strategies are adopted in programming, i.e., 32-bit integer and floating-point mixed
operation and serial-parallel data communication.
Second, the performances of the proposed algorithm are evaluated by error analysis, gray value
comparison, resource occupation analysis, processing speed comparison, and power consumption.
The RMSEs are less than one pixel, and other statistics, such as maximum, minimum, and mean error
are less than one pixel. The gray values of the georeferenced image when implemented using
the FPGA have the same accuracy as those implemented using MATLAB and Visual Studio (C++),
and have a very close accuracy implemented using ENVI software. The processing speed using
the proposed algorithm is 8 times faster than that based on PC computer. The on-chip power
consumption is 0.659 W.
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Therefore, it can be concluded that the proposed georeferencing algorithm implemented using
FPGA with second-order polynomial model and bilinear interpolation algorithm can achieve real-time
geographic referencing for remote sensing images.
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